Analysis of switched impedance source/quasi-impedance source DC-DC converters for photovoltaic system

Sapavath Sreenu, Jalla Upendar, Bogimi Sirisha
Department of Electrical Engineering, University College of Engineering (A), Osmania university, Hyderabad, India

Article Info

ABSTRACT

This paper proposes the switched impedance source converter (SZSC) or switched quasi impedance source DC-DC converter (S-qZSC) based photovoltaic (PV) grid-connected systems. To increase the voltage from low level to high level, all PV grid-connected systems need step-up DC-DC converters. This step-up factor can be increased by connecting the terminals of a traditional quasi impedance source DC-DC converter with an additional diode and a switch. In this proposed converter, the capacitor not only serves as a filter. It is, however, bound in series to the charging loops of the inductors. On the one hand, saturated inductors can trigger instability, which can be avoided. When used for dc-ac conversion, however, the modulation index of the backend H-bridge can be set to a wider range. As compared to existing Z-source-based systems, a shorter duty period results in a higher boost factor.

Keywords:
DC-DC converter
Impedance-source converter
PV array
Quasi impedance source converter

1. INTRODUCTION
The increased use of renewable energy has been fueled by the global energy crisis [1]. One of the most important players in the battle against the energy crisis is solar energy. As shown in Figure 1, photovoltaic (PV) arrays are a low dc source voltage that requires a high step-up DC-DC converter to transform to a higher voltage level before connecting to a grid-connected inverter [2], [3]. However, a higher switching duty cycles is needed to achieve the high voltage gain, which decreases efficiency and causes inductor saturation. Traditional impedance source inverter (ZSI) has many flaws, including a high inrush current, discontinuous input current, and higher voltage stress on condensers [4]–[11] suggests quasi impedance source inverters to overcome limitations. The boost factor of the ZSI can be increased using a variety of methods. When diodes, inductors and capacitors are connected to the Z-source network, for example, a higher dc-link voltage is generated [12], [13]. A cascaded quasi-Z-source network [14] is used in the topology to achieve higher voltage gain.

Currently, research on the Z-source network focuses primarily on the conversion of DC-AC power, despite the fact that the Z-source network, with its unique advantages, can also be used in the conversion of DC-DC [15], [16]. Figure 2 depicts the initial impedance source DC-DC converter s with a 1/(1-2*D) boost factor (switch S duty cycle is D). Yu et al. [17] defined a hybrid three Z-topology boost converter that Unite traditional Z-source topology in a number of different ways. The boost factor, which is best suited to PV applications, can be greater than 1/(1–4D). The main disadvantage is that it necessitates a large number of passive materials, making it more expensive and larger in volume.

Journal homepage: http://ijaas.iaescore.com
This work introduces a novel class of DC-DC converter designed for PV systems with low passive components. By connecting the standard output ports of the impedance source/quasi-impedance source topology with one more switch and diode as shown in Figure 1. When the switches are switched on, the output capacitor not only acts as the DC connection. However, it is bound in cascaded to the charging loops of the inductors. The proposed boost converter, Will achieve the identical voltage gain of 1/(1-4D) with fewer modules than the hybrid three Z-topology boost converters in lesser unit cost and high power density [17]. In another way, for the same boosting voltage, the latest topologies need a low duty ratio, resulting in smaller inductors and a lower risk of inductive saturation [18]. Figure 2(a) depicts the standard impedance source converter circuit, which includes the two inductors (L1 and L2) and two capacitors (C1 and C2) in an X-shape. Figure 2(b) indicates one switching cycle. The quasi-Z-source inverters (qZSIs) continuous current mode state consists of two states: shoot-through and non-shoot-through. Figure 2(c) represents changeable input current that can arise when the circuit starts to increase the current by turning a portion of the short zero states into open zero states depending on the load condition and capacitance value.

Figure 2. The original Z-source converter of (a) the standard Z-source DC-DC converter, (b) a DC-DC converter with a constant input current that uses a quasi-impedance source, and (c) A DC-DC converter with a changeable input current that uses a standard quasi-impedance source

Figure 3 shows the proposed switched-Z-source dc-ac inverter as an example. The boost factor of the frontend switched-Z-source network is 1/(1-4D), which allows for a substantial voltage gain with a low
duty cycle. As a result, the backend H-modulation Bridge’s index can be tuned to a wider range. As indicated in Figure 3, there are several different types of functioning as:

- Mode 1: during the Shoot-through situation, the output side of the impedance network, i.e. the inverter bridge terminals, is short-circuited by a combination of semiconductor switches (S21, S22, S31 and S32). The input diode D1 turns off during this time interval, and energy is transmitted from capacitors to inductors [19–22]. The stored energy is sent to the load in the inverter’s next active switching states, and the input diode conducts.

- Mode 2: the primary circuit alternates between two active and two zero states during the non-shoot-through condition. During this mode the diodes D1, D2, and D3 are reverse biased and switches S21 and S31 can be turned on at same time. The inductors L1 and L2 store energy while the capacitors C1, C2, and C3 are discharged, and the energy stored in capacitor C1 is supplied to the load.

![Figure 3. The proposed dc/ac inverter switched impedance source circuit topology](image)

2. MODELING THE PV CELL

A photovoltaic (PV) material is one that can convert photon into electrical energy. Electrons can be released from an atom by photons with short wavelengths. On a conductor, electrons can flow and form an electric current. The sun provides the energy required to break the bonds. This is a significant opportunity because the earth’s surface receives 6000 times the total daily energy consumption. A PV module can be described using an equivalent circuit that includes a current source, a diode, and a resistor to represent internal resistance. When the sun’s rays strike the solar cell, current is generated as:

\[
I_{ph} = \frac{(Isc+K(T−298)+Ir)}{100}
\]  

Where \(Isc\) = short circuit current, \(K\) = temperature constant, \(Ir\) = irradiance, and \(T\) = temperature in Kelvin.

Current flowing through the diode \(I_{D}\) determines the output current from the solar cell, and current flows to the internal resistance \(I_{sh}\) [2]. The equation then becomes:

\[
I = I_{ph} - I_{D} - I_{sh}
\]  

In (3), must be used to compute current flows in a diode.

\[
I_{D} = I_s [e^{-\frac{q(V+I_{ds})}{nKT}} - 1]
\]  

Where \(I_0(I_{sat})\) = saturation current, \(V\) = voltage across solar cell, \(R_s\) = series branch resistance, \(K\) = Boltzmann constant, \(q\) = charge of an electron (1 \(\bar{e}\)=1.602×10\(^{-19}\)C), and \(N\) = ideality factor (Ideally 1).

From Figure 4, PV module output current and voltage relationship is given by (4).

\[
I = I_{ph} - I_s \left[ e^{-\frac{q(V+I_{ds})}{nKT}} - 1 \right] - \left( \frac{V+I_{rsh}}{R_{sh}} \right)
\]  

From (4), the I-V characteristic curve can be obtained which gives operation of the solar panel. At fixed temperature and irradiance, the meeting of the I-V characteristic curve and the load characteristics is the solar panel’s operational point. The operative position of the panel goes from zero resistance to infinite resistance, resulting in the appearance of open circuit voltage \(V_{oc}\) [23–30].

The multiplication of highest value of the voltage and current gives maximum power. As shown in Figure 5, when the panel voltage reaches voltage at maximum power \(V_{mpp}\), a PV module operates at its maximum power. By modifying the load, the maximum power can be obtained, which will cause the current flowing in the circuit is limited and in addition to the panel voltage.
3. WORKING PRINCIPLE AND CIRCUIT TOPOLOGIES OF THE PROPOSED CONVERTERS

The following simulation is mainly focused on first network i.e., switched-ZSC, since the circuit configurations of the proposed three circuits are identical. The following other two SQZSCs can also be analyzed with similar technique. The critical current mode (CRM) is a subset of either the continuous conduction mode (CCM) or the discontinuous conduction mode (DCM). Two cases (Cases 1 and 2) may appear in CCM under differing combinations of inductance, duty cycle, and load resistance, but only in case 3 may appear in Discontinuous Conduction Mode. Throughout a loop, each and every circuit has different state [20], [21]. All of the circuit states are found in the two modes which are depicted in Figures 6(a)-(e) (see Appendix). In Figure 6(a) the reference directions for each variable are shown i) Case 1 - State1 → State2, ii) Case 2 - State1 → State2 → State3, and iii) Case 3 - State1 → State2 → State 3. In this state, the voltages across the three capacitors can be calculated using KVL. State1 → State2 → State3 → State4. For the sake of simplicity, assuming: i) all ideal power components; ii) L1=L2 and C1=C2 are ignored; and iii) L1=L2 and C1=C2. Figure 6(b) represents the current loop corresponding to state1, which indicates current through L1&C1 are equal. Figure 6(c) indicates path of the currents for State2. Figure 6(d) indicates the currents path in state3, further Figure 6(e) represents path of currents corresponding to State4.

4. IMPEDANCE NETWORK MATHEMATICAL ANALYSIS

Let us assuming that the capacitors (C1&C2) and inductors (L1&L2) have identical values. the input voltage is Vd; the output voltage Vi; series arm inductors L1 and L2; parallel arm capacitors C1 and C2. An impedance source inverter equivalent circuit model is derived from Figure 7 in (5)-(15);

\[ V_{Cap1} = V_{Cap2} = V_{Cap} \]  \hspace{2cm} (5)

\[ V_{Ind1} = V_{Ind2} = V_{Ind} \]  \hspace{2cm} (6)

\[ V_{Ind} = V_{Cap}, V_{D} = 2V_{Cap} \text{ and } V_{I} = 0 \]

At switching cycle T

\[ V_{Ind} = V_{0} - V_{Cap} \]  \hspace{2cm} (7)

\[ V_{D} = V_{0} \]

\[ V_{I} = V_{Cap} - V_{Ind} = 2V_{Cap} - V_{0} \]  \hspace{2cm} (8)

Where \( T = T_{0} + T_{1} \) and the dc source voltage is V. The average voltage of the inductors should be zero in steady state after one switching cycle (T).

\[ V_{Ind} = (T_{0} \cdot V_{Cap} + T_{1}(V_{0} - V_{Cap}))/T = 0 \]

\[ V_{Cap}/V_{0} = T_{1}/(T_{1} - T_{0}) \]  \hspace{2cm} (9)

Similarly, the Avg DC voltage across the inverter bridge can be determined using (8).

\[ V_{I} = (T_{0} \cdot 0 + T_{1}) \cdot (2V_{Cap} - V_{0})/T \]

\[ V_{I} = (2V_{Cap} \cdot T_{1}/T) - (T_{1}V_{0}/T) \]  \hspace{2cm} (10)
\[ 2V_{\text{cap}} = V_0 \]

From (10)
\[ T_1 \times V_0 / (T_1 - T_0) = 2V_{\text{cap}} \times T_1 / (T_1 - T_0) \]
\[ V_{\text{cap}} = V_0 \times T_1 / (T_1 - T_0) \]

The maximum dc-link voltage of the inverter bridge is,
\[ V_i = V_{\text{cap}} - V_{\text{ind}} = 2V_{\text{cap}} - V_0 = T / (T_1 - T_0) \times V_0 = B \times V_0 \text{ here } B = T / (T_1 - T_0) \text{ i.e.} \quad (11) \]

Boost factor is B, Output peak phase voltage of the inverter is,
\[ V_{\text{ac}} = M \times V_i / 2 \quad (12) \]
Here modulation index is M and source voltage
\[ V_{\text{ac}} = M \times B \times V_0 / 2 \quad (13) \]

Before selecting an acceptable buck-Boost factor, the V_0 can be stepped down and up (BB)
\[ B \times B = B \times M \text{ (range from 0 to 1)} \quad (14) \]

The capacitor voltage is
\[ V_{\text{cap1}} = V_{\text{cap2}} = V_{\text{cap}} = (1 - T_0 / T) \times V_0 / (1 - 2T_0 / T) \quad (15) \]

Figure 7. Impedance source inverter equivalent circuit

5. EFFECT OF THE PARASITIC PARAMETERS OF THE EFFICIENCY

5.1. Power switching loss

Conduction loss and switching loss are two types of losses in power switches. The conducting loss can be measured using Figure 7.
\[ P = 8I_L^2 r_s D \quad (16) \]

The power switch loss can be determined by linearizing the voltages and currents of the communicate switches [20], [21] as change their states,
\[ P_S = \frac{4f_s V_0 I_L (t_{\text{on}} + t_{\text{off}})}{3} \quad (17) \]

The input power can be calculated using (11) as where the switching frequency is f_s and t_{\text{off}} and t_{\text{on}} are the switch turn-off and turn-on delays.

5.2. Diode power loss

Reverse recovery loss and conduction loss are the two forms of diode power losses. Conduction loss is denoted by
\[ P_{\text{cond,D}} = 3I_L V_D (1 - D) \quad (18) \]

Diodes reverse recovery loss is given by,
\[ P_{RRS} = Q_{RRS}C_s f_s + Q_{RRS}C_t f_s + Q_{RRS}C_f f_s \]  
Where D1, D2 and D3 diodes and QRRS, QRRS, and QRRS reverse recovery charge of diodes respectively.

5.3. Inductor loss
An ideal inductor has zero power loss because it has no resistance and just inductance, \( R = 0 \), and no power is dissipated within the coil. A device that stores energy as an electromagnetic field and measures in henrys is known as an inductor (H). Conduction losses will occur in a practical inductor with internal resistance. So, the conduction loss can be measured, decides the key power loss.
\[ P_{cond L} = 2I^2 L f_L \]  

5.4. Capacitor loss
The capacitors total power losses are calculated as, 
\[ P_{cond C} = I^2 C (1 - 5D) \] 
Then, the derived total conduction losses are
\[ P_{cond} = P_{cond S} + P_{cond D} + P_{cond L} + P_{cond C} \]  
The input power calculated as,
\[ P_i = V_i I_i = V_I L \] 
Following that, the proposed SZSC efficiency can be determined by using
\[ \eta = \frac{P_o}{P_i} = \frac{P_i - P_{cond} - (P_s + P_{RRD})}{P_i} \]  

6. CONTRASTS WITH PREVIOUS Z-SOURCE TOPOLOGIES
Furthermore, as shown in Table 1, the proposed topology output is differentiated to that of the converters in [17], [22]–[30]. The capacity to boost is a critical metric for assessing the efficiency of a dc-dc converter. When the voltage gain G is greater than 5, with the same duty ratio the proposed work produces a higher boost factor than the other converters. Although the boost factor is the same as in [17], which is a complicated hybrid three cascade Z-network boost converter. To put it another way, the proposed topology dramatically decreases the no. of passive elements needed to achieve the identical boosting capability. There are two advantages, the first one to decrease the probability of inductive saturation, and the second one to increase the modulation index (MI). As a consequence, when using the two-stage dc-ac conversion, a wider range can be reserved for the MI of the posterior H-bridge. Component numbers are also compared in Table 1 between topologies and the proposed one. The posterior H-bridge is replaced with a diode, output capacitor and switch in each structure to convert it to a dc-dc converter. In comparison to proposed hybrid three-Z-network boost converter, The new one has the identical 1/(1-4D) voltage gain but uses 2 fewer inductors, 4 fewer capacitors, and 1 fewer diode and adding another switch feature increases power density while lowering cost.

When the voltage gain G>5, as illustrated in Figure 8, the suggested topology produces a greater boost factor than other converters at the same duty ratio, while the boost factor is the same as in [18], which is a complex hybrid 3-Z-network boost converter. The matlab-simulink detailed specifications are given in Table 2.

<table>
<thead>
<tr>
<th>Current components</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input current(Ii)</td>
</tr>
<tr>
<td>Current stress of the inductor L1(II1)</td>
</tr>
<tr>
<td>Current stress of the inductor L2(II2)</td>
</tr>
</tbody>
</table>

Table 1. Current and voltage parameters in Switched-ZSC/SQZSCs

**Analysis of switched impedance source/quasi-impedance source DC-DC converters** ... (Sapavath Sreenu)
Figure 8. The relationship between variations of voltage gain with respect to variation of duty ratio

Table 2. Simulink specifications

<table>
<thead>
<tr>
<th>S.NO</th>
<th>Parameters</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Reference irradiance (W/m²)</td>
<td>1000</td>
</tr>
<tr>
<td>2</td>
<td>Reference Temperature(25+273)(K)</td>
<td>298K</td>
</tr>
<tr>
<td>3</td>
<td>No. of parallel strings of an array</td>
<td>2</td>
</tr>
<tr>
<td>4</td>
<td>No. of series connected module for string</td>
<td>4</td>
</tr>
<tr>
<td>5</td>
<td>O.C voltage (Voc)</td>
<td>68V</td>
</tr>
<tr>
<td>6</td>
<td>S.C current (Isc)</td>
<td>7.5A</td>
</tr>
<tr>
<td>7</td>
<td>Switching Frequency(fsw)</td>
<td>25KHZ</td>
</tr>
<tr>
<td>8</td>
<td>Inductors (L1=L2)</td>
<td>320µH</td>
</tr>
<tr>
<td>9</td>
<td>Capacitors (C1=C2)</td>
<td>340µF</td>
</tr>
<tr>
<td>10</td>
<td>Load resistor</td>
<td>100Ω</td>
</tr>
<tr>
<td>11</td>
<td>Output power (Pout)</td>
<td>440.7W</td>
</tr>
</tbody>
</table>

7. SIMULATION RESULTS

For 100V dc/ac conversion, a 215 V dc voltage output is used, and voltage input is set by connecting four PV panels in series sequence. The simulation parameters are as follows, based on the previous analyses: i) Vi is 68 volts; ii) fs is 25 kHz; and the service period is 0.2; iii) the evaluate output power is 185 was expected; iv) L1=L2=320µH, with a parasitic resistance of 28-mΩ; v) C1=C2=C3=330µF, with a 10-mΩ equivalent sequence resistance; vi) Switches S1 and S2 have an on-state resistance of 14.5mΩ; vii) The diodes D1, D2, and D3 have a forward voltage drop of 1V. Figure 9 show input inductor currents, for one, are simulated waveforms in switched ZSC/switched QZSCs as well as voltage across capacitors 215[V/div] (Vc2=Vc4=215V).

Figure 10 shows the proposed converter with PV-array is operated at its MPPT under radiation level of 1000 W/m², the voltage at PV-array is 68.4V with respect to time in seconds, current at PV-array is 7A with respect to time in seconds and the power at PV-array is 478.8W (Ppv=Vpv *Ipv) with respect to time. The load draws 440.7W of power with respect to time in seconds, as shown in Figure 11.
Figure 9. Steady state performance of the proposed SZSC’s simulation waveforms at 0.2 duty cycle, gate signal S1, iL1, vC2 and vC4 (vC2=vC4=215v)

Figure 10. Steady state and starting performance of MPPT-based P&O behavior voltage, current and power

Figure 11. Steady state performance waveforms of load power

Shown in Figure 12(a) shows percentage of battery SOC (%) is 79.99 with respect time in seconds; Figure 12(b) shows the operation of inductor current discharged from 250A to -0.5A flow through it. Figure 12(c) shows voltage across inductor 52V with respect to time in seconds.
Figure 12. Steady state waveforms of (a) battery SOC (%), (b) battery current, and (c) battery voltage

8. CONCLUSION
It is suggested that a series of switched impedance source-switched quasi-ZSCs with modified topology be developed for Photovoltaic systems. By putting an extra switch and diode to ordinary ZS/qZS DC-DC converter s, the increased boost factor up to 1/(1-4D). To achieve higher voltage gain while avoiding the instability induced by inductor saturation, a short duty cycle is used. The boost ratio of the proposed converters is the same as the hybrid three Z-network boost converters. That were recently proposed, but with fewer passive components, allowing for higher power density and lower unit costs. The operating principles of these devices are detailed in this paper, as are the parameters of current and voltage, as well as conversion efficiency of the parasitic parameters the effects. Eventually, results of the simulation provided to support the properties and theoretical analysis previously mentioned.

APPENDIX

Figure 6. Operating states of SZSC; (a) specifications of reference directions, (b) current loop of the proposed SZSC in State1: S1 and S2 on; D1, D2 and D3 off, (c) current loop of the proposed SZSC in State2: D1, D2 and D3 on; S1 and S2 off, and (d) current loop of the proposed SZSC in State3: D1, D2 and D3 on; S1 and S2 off.
Figure 6. Operating states of SZSC; (e) the proposed SZSC’s current loop in State 4 is as: $S_1$, $S_2$, $D_1$, $D_2$, and $D_3$ are all turned off (continue)

REFERENCES


BIOGRAPHIES OF AUTHORS

Sapavath Sreenu He has Research scholar at the Department of Electrical Engineering, University college of Engineering, Osmania university, Hyderabad, India. He received Master of Technology (M.Tech) in Power Electronics and Electrical Drives (PE&ED) from Anurag Engineering College (Autonomous), Kodad, India in 2014. And He received Bachelor of Technology (B.Tech) in Electrical and Electronics Engineering, SRREC in 2010. He can be contacted at email: sreenu.ou@osmania.ac.in.

Jalla Upendar He has an Assistant Professor at the Department of Electrical Engineering, University college of Engineering, Osmania university, Hyderabad, India, where he has been a faculty member since 2013. From 2010-2013, he was also the Senior Engineer-Power Electronics Team Development, General Electric (GE Power Conversion) (CVT EDC Private Limited) Chennai-32, India (&in UK, France), and completed his Doctor of Philosophy (PhD) in Electrical Engineering from Indian Institute of Technology (IIT), Roorkee, India. His research interests are primarily in the area of Intelligent Approach for Fault Classification of Power Transmission Systems, where he is the author/co-author of over 30 research publications. He can be contacted at email: dr.8500003210@gmail.com.

Bogini Sirisha She holds a B.E. in Electrical Engineering from Osmania University, M. Tech Power Electronics from JNTUH in 2003, and a Ph.D. degree from Osmania University 2018. She has over 16 years of experience in research and teaching and is currently employed as an Associate Professor in Electrical Department, Engineering College, Osmania University, Hyderabad, India. She has published various articles in international and national journal publications and conferences. Multilevel Inverters, Power Electronics and Drives, Renewable Energy Applications and Special Electrical Machines are among her research interests. Osmania University awarded her a Ph.D. in the field of multilevel inverters. She can be contacted at email: sirishab@osmania.ac.in