

Power quality conditioning using two-level buck inverter based DSTATCOM

P. Suneetha¹, K. Subbaramaiah², Nagalamadaka Visali¹

¹Department of Electrical and Electronics Engineering, Jawaharlal Nehru Technological University, Anantapuramu, India

²Department of Electrical and Electronics Engineering, Lendi Institute of Engineering and Technology, Vizianagaram, India

Article Info

Article history:

Received May 25, 2023

Revised Aug 17, 2023

Accepted Aug 31, 2023

Keywords:

ALMS algorithm

Buck inverter

Harmonic suppression

Hybrid-DSTATCOM

Power quality

ABSTRACT

A two-level buck inverter is derived from the voltage source inverter, by replacing the additional power devices and suitable combination of inductor circuits respectively. Novel isolated buck inverter, featuring each-phase conversion and soft-switching within wide operation range, is developed. An optimized control strategy is employed to realize isolated buck conversion. By utilizing the buck inverter, the voltage stress on the power devices and passive components, the self-supported capacitor and filter inductance, is reduced to the half of the output voltage. Moreover, it is proven that the thyristor-controlled series capacitor (TCSC) equipped with a well-designed distributed static compensator (DSTATCOM) can effectively improve source current harmonics reduction, power factor correction in the source side, load compensation, regulation of load voltage and upholding constant voltage across the DC-link capacitor. In order to verify the effectiveness of the proposed DSTATCOM, its performance is compared with the two level DSTATCOM. The extensive simulations are carried out using MATLAB/Simulink to analyze the results. Experimental results using dSPACE-1104 prototype verify the appropriate DSTATCOM.

This is an open access article under the [CC BY-SA](https://creativecommons.org/licenses/by-sa/4.0/) license.



Corresponding Author:

P. Suneetha

Department of Electrical and Electronics Engineering, Jawaharlal Nehru Technological University

Anantapuramu, Andhra Pradesh, India

Email: sreesuni30@gmail.com

1. INTRODUCTION

In point of common coupling (PCC), the proper sharing of both real and reactive power can be made by tapping suitable custom power devices (CPD) to maintain the power quality (PQ) [1]–[4]. Including this, the fixed as well as variable cost of the CPD should be incurred less in order to maintain the same overall cost of the distribution system [5]–[7]. Finally, the proposed CPD may be chosen as the best solution for the utility suppliers and consumers.

Among all varieties of CPD, distributed static compensator (DSTATCOM) is common types of shunt compensator [8]–[10]. In view of improved design aspect, the LC coupled buck voltage source inverters (VSI) based DSTATCOM is proposed for providing the actual and reactive power in the PCC for the PQ improvement [11], [12]. This buck inverter is designed by considering the aspect of modular design, suitable selection of inductor, variable output power, and flexible for additional connection of the elements [13]–[15]. Apart from these, the variable switching frequency can be attained by using this proposed inverter. Most important of all, it does not possess shoot through problems as happens in conventional VSI [16]–[19].

The literature has recently provided a comprehensive review on various types of inverters. In particular, DSTATCOM is considered as the cased study for power quality (PQ) analysis. Keeping in the view of further improvement, buck inverter topology is proposed.

To control LC-DSTATCOM, preliminary care has been taken for the design of inductor and capacitor to reduce the steady-state error. Therefore, this paper proposes an LC-DSTATCOM, which can maintain supply active power with all other power quality (PQ) solution, which furthermore reduces the input voltage of the inverter part. Subsequently, the initial cost and switching noise are minimized. Hence, LC-DSTATCOM is expected to provide better compensation for a wide range of unbalanced conditions as compared to the other solutions.

Yet, different types of conventional and adaptive control algorithms are developed for VSI based DSTATCOM. But, considering the advantages of faster convergence, less output error, tuned weight behavior and better tracking capability, adaptive least mean square algorithm (ALMS) was interfaced for the LC coupled buck VSI based DSTATCOM [20]–[22]. Finally, automatic adjustment for the weight gain required for the switching signals are utilized for the improved DSTATCOM for PQ improvement. Finally, the PQ performance for the different loading conditions is maintained as per IEEE 519-2017 and IEC-41000 guideline [23]–[25]. The proposed LC-DSTATCOM is a cost-effective solution and provides better source current harmonics reduction, power factor correction in the source side, load compensation, regulation of load voltage and upholds constant voltage across the DC-link capacitor. To analyze the performance, the experimental study is analyzed by using dSPACE 1104 [26]–[30]. This ALMS technique is utilized to track the load current and simultaneously perform the weight updating process using learning rule which also performs smooth operation for the real time implementation.

The design considerations of controller for the proposed inverter are explained in sections 2 to 4. Section 4 describes about the experimental analysis under various state of the loading. Finally, the summary of the research is presented in the section 5. The detailed description of this research study is presented in the subsequent section.

2. DESIGN OF THE PROPOSED DSTATCOM

The schematic diagram of the DSTATCOM is shown in the Figure 1. It can be observed that this structure consists of conventional power distribution utility and uncontrolled bridge rectifier with R and L load. This load is regarded as nonlinear steady state and dynamic load based upon the switching operation.

The VSI utilized for the DSTATCOM is shown in Figure 2, which also consists of DC link capacitor and interfacing inductor. Finally, the LC coupled DSTATCOM system is shown in the Figure 3. The dynamic assessment on power quality under the different loading is explained in subsequent section.




Figure 1. Schematic diagram for DSTATCOM with distribution system




Figure 2. Two level VSC




Figure 3. Schematic diagram for LC coupled DSTATCOM system

2.1. Understanding of the controller

2.1.1. ALMS control algorithm

ALMS algorithm is implemented considering the various parameters like load current, step size, learning rate, initial weight and bias. These parameters are utilized in the learning rules used in this algorithm to generate the switching signals required for the proposed inverter. The complete ALMS algorithm is shown in the Figure 4.

Finally, the complete procedure is presented by using mathematical equation from (1) to (20). The weights of the active and reactive parts of the load current are listed:

$$w_{pa}(n) = \alpha\gamma\{i_{ia}(n) - w_{pa}(n-1)u_{pa}(n)\}u_{pa}(n) + w_{pa}(n-1) \tag{1}$$

$$w_{pb}(n) = \alpha\gamma\{i_{ib}(n) - w_{pb}(n-1)u_{pb}(n)\}u_{pb}(n) + w_{pb}(n-1) \tag{2}$$

$$w_{pc}(n) = \alpha\gamma\{i_{ic}(n) - w_{pc}(n-1)u_{pc}(n)\}u_{pc}(n) + w_{pc}(n-1) \tag{3}$$

$$w_{qa}(n) = \alpha\gamma\{i_{ia}(n) - w_{qa}(n-1)u_{qa}(n)\}u_{qa}(n) + w_{qa}(n-1) \tag{4}$$

$$w_{qb}(n) = \alpha\gamma\{i_{lb}(n) - w_{qb}(n-1)u_{qb}(n)\}u_{qb}(n) + w_{qb}(n-1) \tag{5}$$

$$w_{qc}(n) = \alpha\gamma\{i_{lc}(n) - w_{qc}(n-1)u_{qc}(n)\}u_{qc}(n) + w_{qc}(n-1) \tag{6}$$

the average weight (w_a) and reactive component (w_r) was calculated:

$$w_a = \frac{w_{pa}+w_{pb}+w_{pc}}{3} \tag{7}$$

$$w_r = \frac{w_{qa}+w_{qb}+w_{qc}}{3} \tag{8}$$




Figure 4. Control structure of ALMS learning

2.1.2. Computation of active and reactive unit voltage template

The voltages of active and reactive templates are approximated as:

$$u_{pa} = \frac{v_{sa}}{v_t}, u_{pb} = \frac{v_{sb}}{v_t}, u_{pc} = \frac{v_{sc}}{v_t} \tag{9}$$

$$u_{qa} = \frac{u_{pb}+u_{pc}}{\sqrt{3}}, u_{qb} = \frac{3u_{pa}+u_{pb}-u_{pc}}{2\sqrt{3}}, u_{qc} = \frac{-3u_{pa}+u_{pb}-u_{pc}}{2\sqrt{3}} \tag{10}$$

where v_t can be expressed as (11).

$$v_t = \sqrt{\frac{2(v_{sa}^2+v_{sb}^2+v_{sc}^2)}{3}} \tag{11}$$

2.1.3. Active component of reference source currents

The difference in between reference and actual DC link voltage is regarded as the error voltage which is processed through the DC side PI controller to find out the active component used for the reference source current.

$$v_{de} = v_{dc}(ref) - v_{dc} \tag{12}$$

$$w_{cp} = k_{pa}v_{de} + k_{ia} \int v_{de} dt \tag{13}$$

The reference source current active component is calculated as (14).

$$w_{sp} = w_a + w_{cp} \quad (14)$$

2.1.4. Reactive component of reference source currents

The difference in between reference and actual AC voltage is regarded as the error voltage which is processed through the AC side PI controller to find out the reactive component used for the reference source current. The AC voltage error (v_{te}) is represented as:

$$v_{te} = v_{t(ref)} - v_t \quad (15)$$

$$w_{cq} = k_{pr}v_{te} + k_{ir} \int v_{te} dt \quad (16)$$

$$w_{sq} = w_r - w_{cq} \quad (17)$$

2.1.5. Switching pulses generation

The relation between unit voltage template and weighting component of both active and reactive component of reference source current hold the following relation which are (18) and (19).

$$i_{aa} = w_{sp}u_{pa}, i_{ab} = w_{sp}u_{pb}, i_{ac} = w_{sp}u_{pc} \quad (18)$$

$$i_{ra} = w_{sq}u_{qa}, i_{rb} = w_{sq}u_{qb}, i_{rc} = w_{sq}u_{qc} \quad (19)$$

Finally, the total reference source currents are determined by (20).

$$i_{sa}^* = i_{aa} + i_{ra}, i_{sb}^* = i_{ab} + i_{rb}, i_{sc}^* = i_{ac} + i_{rc} \quad (20)$$

3. SIMULATION ANALYSIS

In order to analyze the simulation results, ALMS control strategy on a DSTATCOM and LC coupled buck inverter based DSTATCOM is presented by using MATLAB/Simulink. The source current, compensating and load current ALMS control strategy on a DSTATCOM and LC coupled buck inverter based DSTATCOM are illustrated in Figures 5(a)-5(f) and Figures 6(a)-6(f) corresponding to different loading conditions respectively. The source, compensator and load current are 56 A, 25 A, and 51 A is maintained during balanced conditions using ALMS technique based DSTATCOM as shown in the Figures 5(a)-5(c). As expected, the source current remains balanced and resulted sinusoidal component as shown in the Figure 5(a). Moreover, the compensator current varies from 0 to 25 A which aggregates the filtering performance of the DSTATCOM caused to inject in the distribution grid as shown in the Figure 5(b). It is worth noting that the load current, which remains same as before DSTATCOM used. Also, create the lagging p.f with the supply voltage due to distorted behavior as shown in the Figure 5(c).

Similarly, the source, compensator and load current are 52 A, 45 A, and 51 A is maintained during unbalanced conditions using ALMS technique based DSTATCOM as shown in the Figures 5(d)-(f). In this Figure 5(d), the magnitude of the source current is reduced but maintained sinusoidal. Due to switching of the a-phase load increase in filter current shown in the Figure 5(e). Also, the corresponding load current for three phases are shown in the Figure 5(f).

Similarly, the source, compensator and load current are 54 A, 22 A, and 51 A is maintained during balanced conditions using ALMS technique-based LC coupled DSTATCOM as shown in the Figures 6(a)-6(c). As expected, the source current remains balanced and resulted sinusoidal component in the Figure 6(a). Moreover, the compensator current varies from 0 to 20 A which aggregates the filtering performance of the DSTATCOM in the Figure 6(b). It is worth noting that the load current shown in the in the Figure 6(c) which remain same as before the proposed DSTATCOM used. In this same way, the following unbalanced loading is explained for this proposed system. Hence, the source, compensator and load current are 52 A, 44 A, and 51 A is maintained during unbalanced conditions using ALMS technique based DSTATCOM as shown in the Figures 6(d)-6(f). In this Figure 6(d), the magnitude of the source current is reduced but maintained sinusoidal. Due to switching of the a-phase load increase in filter current shown in the Figure 6(e). Also, the corresponding load current for three phases are shown in the Figure 6(f).




Figure 5. Simulation waveform of source current, compensator current, and load current using ALMS control technique based DSTATCOM (a) the source current, (b) the compensator current, (c) create the lagging p.f, (d) the source current, (e) load increase in filter, and (f) load current for three phases




Figure 6. Simulation waveform of source current, compensator current and load current using ALMS control technique-based LC coupled DSTATCOM (a) resulted sinusoidal component, (b) the compensator current varies, (c) the load current, (d) the magnitude of the source current is reduced, (e) load increase in filter, and (f) load current for three phases

4. EXPERIMENTAL ANALYSIS

The experimental test bench is realized shown in Figure 7, configuration system parameters used in experiment set up of the ALMS based LC-DSTATCOM are given by Table 1. This experimental testing system is utilized to validate the ALMS control strategy on a DSTATCOM and LC coupled DSTATCOM. Simulink is used to implement the control strategy before being applied to a programmable processor type dSPACE-1104 by automatic code generation [29]–[35]. The power module switches of the buck inverter adopted IGBTs (Inneon BSM50GB60DLC). Digital storage oscilloscope (scientific DSO-5100) to analyze

the wave form with sampling time 20 μ s and voltage scale (200 V/div) and current scale (25 A/div), The remaining part of the experimental analysis detailed is presented in the sub's sections.

The source, compensator and load current during balanced and unbalanced loading conditions using ALMS technique based DSTATCOM as shown in the Figures 8(a)-8(f) respectively. The source current has contributed significant performance whose magnitude 56 A which is in phase with grid voltage as shown in the Figure 8(a). The corresponding compensator 25 A which is injected by the DSTATCOM at the grid as shown in Figure 8(b). Finally, the distorted nonlinear load current 51 A is shown in the as shown in the Figure 8(c). Similarly, the source current has contributed significant performance whose magnitude 56 A which is in phase with grid voltage as shown in Figure 8(d). The corresponding compensator 25 A which is injected by the DSTATCOM at the grid as shown in Figure 8(e). Finally, the distorted nonlinear load current 51 A is shown in the as shown in the Figure 8(f).

Table 1. Simulation and experimental data

Notation	Description	Value
v_s	Source voltage	230 V/phase
f_s	Frequency	50 Hz
C_{dc}	Capacitor	2000 μ F
K_{ir}	AC Integral controller	1.1
R_c	VSC resistance	0.25 Ω
L_s	Source inductance	2 mH
R_s	Source resistance	0.5 Ω
K_{pr}	AC Proportional controller	0.2
K_{pa}	DC Proportional controller	0.01
L_c	VSC inductance	1.5 mH
v_{dc}	DC link voltage	600 V
K_{ia}	DC Integral controller	0.05




Figure 7. Hardware setup of the ALMS based LC-DSTATCOM




Figure 8. Experimental waveform of source current, compensator current, and load current using ALMS control technique (a) the source current, (b) the corresponding compensator 25 A, (c) the distorted nonlinear load current 51 A, (d) the source current, (e) the corresponding compensator 25 A, and (f) the distorted nonlinear load current 51 A

The source, compensator and load current is maintained during balanced and unbalanced loading conditions using ALMS technique-based LC coupled DSTATCOM as shown in Figures 9(a)-9(f) respectively. The source current has contributed significant performance whose magnitude 56A which is in

phase with grid voltage as shown in the Figure 9(a). The corresponding compensator 25 A which is injected by the DSTATCOM at the grid as shown in Figure 9(b). Finally, the distorted nonlinear load current 51 A is shown in the as shown in Figure 9(c). Similarly, the source current has contributed significant performance whose magnitude 52 A which is in phase with grid voltage as shown in the Figure 9 (d). The corresponding compensator 22 A which is injected by the DSTATCOM at the grid as shown in Figure 9(e). Finally, the distorted nonlinear load current 51 A is shown in the as shown in the Figure 9(f). Owing to the source side compensation principle, the real time implementation of proposed technique based DSTATCOM is realized as a better solution for the power quality improvement in terms of source side power factor correction, THD reduction, voltage regulation and voltage balancing. But, load current magnitude and THDs (in %) obtained from experimental results are presented in Figure 10 which is maintained same for all conditions.




Figure 9. Experimental waveform of source current, compensator current and load current using ALMS control based proposed technique (a) the source current, (b) the corresponding compensator 25 A, (c) the distorted nonlinear load current 51 A, (d) the source current, (e) the corresponding compensator 22 A, and (f) the distorted nonlinear load current 51 A




Figure 10. Source and load current THDs (in %) obtained from experimental analysis

5. CONCLUSION

This research study described about PQ conditioning using two-level buck inverter based DSTATCOM. The buck inverter based DSTATCOM using ALMS algorithm has been studied in detail for better shunt compensation. Finally, the experimental studies are analyzed using the real time dSPACE experimental set ups. The theoretical as well as hardware analysis indicated for shunt compensation for such condition as required by IEEE 1547. Hence, evaluated studies can be considered for further better analysis in other applications.




REFERENCES

- [1] C.-L. Chen, Y. Wang, J. -S. Lai, Y. -S. Lee, and D. Martin, "Design of Parallel Inverters for Smooth Mode Transfer Microgrid Applications," *IEEE Transactions on Power Electronics*, vol. 25, no. 1, pp. 6–15, Jan. 2010, doi: 10.1109/TPEL.2009.2025864.
- [2] P. Sun, C. Liu, J. S. Lai, and C. L. Chen, "Cascade dual buck inverter with phase-shift control," *IEEE Transactions on Power Electronics*, vol. 27, no. 4, pp. 2067–2077, 2012, doi: 10.1109/TPEL.2011.2169282.
- [3] Y. Tang and F. Blaabjerg, "A component-minimized single-phase active power decoupling circuit with reduced current stress to semiconductor switches," *IEEE Transactions on Power Electronics*, vol. 30, no. 6, pp. 2905–2910, 2015, doi: 10.1109/TPEL.2014.2369959.
- [4] M. Mangaraj and A. K. Panda, "Performance analysis of DSTATCOM employing various control algorithms," *IET Generation, Transmission and Distribution*, vol. 11, no. 10, pp. 2643–2653, 2017, doi: 10.1049/iet-gtd.2016.1833.
- [5] A. P. Kumar and M. Mangaraj, "DSTATCOM employing hybrid neural network control technique for power quality improvement," *IET Power Electronics*, vol. 10, no. 4, pp. 480–489, Mar. 2017, doi: 10.1049/iet-pel.2016.0556.
- [6] M. Mangaraj and A. K. Panda, "Modelling and simulation of KHLMS algorithm-based DSTATCOM," *IET Power Electronics*, vol. 12, no. 9, pp. 2304–2311, 2019, doi: 10.1049/iet-pel.2018.5625.
- [7] S. K. Dash and P. K. Ray, "A New PV-Open-UPQC Configuration for Voltage Sensitive Loads Utilizing Novel Adaptive Controllers," *IEEE Transactions on Industrial Informatics*, vol. 17, no. 1, pp. 421–429, Jan. 2021, doi: 10.1109/TII.2020.2986308.
- [8] M. Mangaraj and A. K. Panda, "NBP-based icos ϕ control strategy for DSTATCOM," *IET Power Electronics*, vol. 10, no. 12, pp. 1617–1625, Oct. 2017, doi: 10.1049/iet-pel.2017.0129.
- [9] R. N. Rao, M. Sreenivasulu, and B. Ramakrishna, "Study and analysis of modified LMF control method for power quality improvement," *International Journal of Power Electronics and Drive Systems*, vol. 14, no. 2, pp. 992–1000, 2023, doi: 10.11591/ijpeds.v14.i2.pp992-1000.
- [10] A. S. Alhattab, A. N. B. Alsammak, and H. A. Mohammed, "An intelligent mitigation of disturbances in electrical power system using distribution static synchronous compensator," *Indonesian Journal of Electrical Engineering and Computer Science*, vol. 30, no. 2, pp. 633–642, 2023, doi: 10.11591/ijeecs.v30.i2.pp633-642.
- [11] P. K. Y. Kundala, M. Mangaraj, and S. K. Sudabattula, "Inductively coupled distributed static compensator for power quality analysis of distribution networks," *International Journal of Electrical and Computer Engineering*, vol. 13, no. 2, pp. 1387–1399, 2023, doi: 10.11591/ijece.v13i2.pp1387-1399.
- [12] A. F. Shafeeq and I. I. Ali, "Proper insertion of DSTATCOM in distribution networks based on VSM with network reconfiguration," *Indonesian Journal of Electrical Engineering and Computer Science*, vol. 29, no. 1, pp. 66–74, 2023, doi: 10.11591/ijeecs.v29.i1.pp66-74.
- [13] M. Chiranjivi and K. Swarnasri, "A novel optimization-based power quality enhancement using dynamic voltage restorer and distribution static compensator," *Indonesian Journal of Electrical Engineering and Computer Science*, vol. 6, no. 1, pp. 160–171, 2022, doi: 10.11591/ijeecs.v26.i1.pp160-171.
- [14] A. Ram, P. R. Sharma, and R. K. Ahuja, "Performance evaluation of different configurations of system with DSTATCOM using proposed icos technique," *Indonesian Journal of Electrical Engineering and Computer Science*, vol. 25, no. 1, pp. 1–13, 2022, doi: 10.11591/ijeecs.v25.i1.pp1-13.
- [15] J. V. R. Babu and M. Kumar, "Multilevel diode clamped d-statcom for power quality improvement in distribution systems," *International Journal of Power Electronics and Drive Systems*, vol. 12, no. 1, pp. 217–227, 2021, doi: 10.11591/ijpeds.v12.i1.pp217-227.
- [16] P. Anusha and B. V. Rajanna, "Induction drive system with dstatcom based asymmetric twin converter," *International Journal of Power Electronics and Drive Systems*, vol. 11, no. 4, pp. 1826–1834, 2020, doi: 10.11591/ijpeds.v11.i4.pp1826-1834.
- [17] A. N. Hussain, A. J. Ali, and F. S. Ahmed, "Power quality improvement based on hybrid coordinated design of renewable energy sources for DC link channel DSTATCOM," *International Journal of Electrical and Computer Engineering*, vol. 10, no. 5, pp. 5108–5122, 2020, doi: 10.11591/IJECE.V10I5.PP5108-5122.
- [18] Z. H. Saleh, Z. H. Ali, R. W. Daoud, and A. H. Ahmed, "A study of voltage regulation in microgrid using a DSTATCOM," *Bulletin of Electrical Engineering and Informatics*, vol. 9, no. 5, pp. 1766–1773, 2020, doi: 10.11591/eei.v9i5.2442.
- [19] S. F. Mekhamer, R. H. Shehata, A. Y. Abdelaziz, and M. A. Al-Gabalawy, "Enhancing radial distribution system performance by optimal placement of DSTATCOM," *International Journal of Electrical and Computer Engineering*, vol. 10, no. 3, pp. 2850–2860, 2020, doi: 10.11591/ijece.v10i3.pp2850-2860.
- [20] M. Mangaraj and A. K. Panda, "Sparse LMS algorithm for two-level DSTATCOM," *IET Generation, Transmission and Distribution*, vol. 15, no. 1, pp. 86–96, 2021, doi: 10.1049/gtd.12014.
- [21] N. P. Babu, J. M. Guerrero, P. Siano, R. Peesapati, and G. Panda, "An Improved Adaptive Control Strategy in Grid-Tied PV System with Active Power Filter for Power Quality Enhancement," *IEEE Systems Journal*, vol. 15, no. 2, pp. 2859–2870, 2021, doi: 10.1109/JSYST.2020.2985164.
- [22] J. Fei and H. Wang, "Experimental investigation of recurrent neural network fractional-order sliding mode control of active power filter," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 67, no. 11, pp. 2522–2526, 2020, doi: 10.1109/TCSII.2019.2953223.
- [23] J. Fei and Y. Chen, "Dynamic Terminal Sliding-Mode Control for Single-Phase Active Power Filter Using New Feedback Recurrent Neural Network," *IEEE Transactions on Power Electronics*, vol. 35, no. 9, pp. 9906–9924, 2020, doi: 10.1109/TPEL.2020.2974470.
- [24] F. J. Lin, K. H. Tan, Y. K. Lai, and W. C. Luo, "Intelligent PV Power System with Unbalanced Current Compensation Using CFNN-AMF," *IEEE Transactions on Power Electronics*, vol. 34, no. 9, pp. 8588–8598, 2019, doi: 10.1109/TPEL.2018.2888732.




- [25] P. Shukl and B. Singh, "Delta-Bar-Delta Neural-Network-Based Control Approach for Power Quality Improvement of Solar-PV-Interfaced Distribution System," *IEEE Transactions on Industrial Informatics*, vol. 16, no. 2, pp. 790–801, 2020, doi: 10.1109/TII.2019.2923567.
- [26] L. Peng, W. Wu, and K. Hu, "A Multicell Network Control and Design for Three-Phase Grid-Connected Inverter," *IEEE Transactions on Industrial Electronics*, vol. 68, no. 4, pp. 2740–2749, 2021, doi: 10.1109/TIE.2020.2978712.
- [27] J. Fei, H. Wang, and Y. Fang, "Novel Neural Network Fractional-Order Sliding-Mode Control With Application to Active Power Filter," *IEEE Transactions on Systems, Man, and Cybernetics: Systems*, vol. 52, no. 6, pp. 3508–3518, 2022, doi: 10.1109/TSMC.2021.3071360.
- [28] J. Fei and L. Liu, "Real-Time Nonlinear Model Predictive Control of Active Power Filter Using Self-Feedback Recurrent Fuzzy Neural Network Estimator," *IEEE Transactions on Industrial Electronics*, vol. 69, no. 8, pp. 8366–8376, 2022, doi: 10.1109/TIE.2021.3106007.
- [29] N. Kumar, B. Singh, and B. K. Panigrahi, "PNKLMF-based neural network control and learning-based HC MPPT technique for multiobjective grid integrated solar PV based distributed generating system," *IEEE Transactions on Industrial Informatics*, vol. 15, no. 6, pp. 3732–3742, Jun. 2019, doi: 10.1109/TII.2019.2901516.
- [30] Q. Zhu and J. Cao, "Robust exponential stability of markovian jump impulsive stochastic Cohen-Grossberg neural networks with mixed time delays," *IEEE Transactions on Neural Networks*, vol. 21, no. 8, pp. 1314–1325, 2010, doi: 10.1109/TNN.2010.2054108.
- [31] C. De Zheng, Q. H. Shan, H. Zhang, and Z. Wang, "On stabilization of stochastic Cohen-Grossberg neural networks with mode-dependent mixed time-delays and Markovian switching," *IEEE Transactions on Neural Networks and Learning Systems*, vol. 24, no. 5, pp. 800–811, 2013, doi: 10.1109/TNNLS.2013.2244613.
- [32] S. Qin, Q. Ma, J. Feng, and C. Xu, "Multistability of Almost Periodic Solution for Memristive Cohen-Grossberg Neural Networks with Mixed Delays," *IEEE Transactions on Neural Networks and Learning Systems*, vol. 31, no. 6, pp. 1914–1926, 2020, doi: 10.1109/TNNLS.2019.2927506.
- [33] J. Liu, W. Wu, H. S. H. Chung, and F. Blaabjerg, "Disturbance Observer-Based Adaptive Current Control with Self-Learning Ability to Improve the Grid-Injected Current for LCL -Filtered Grid-Connected Inverter," *IEEE Access*, vol. 7, pp. 105376–105390, 2019, doi: 10.1109/ACCESS.2019.2931734.
- [34] M. T. Faiz *et al.*, "Capacitor Voltage Damping Based on Parallel Feedforward Compensation Method for LCL-Filter Grid-Connected Inverter," *IEEE Transactions on Industry Applications*, vol. 56, no. 1, pp. 837–849, 2020, doi: 10.1109/TIA.2019.2951115.
- [35] K. Chandan, M. K. Mishra, and S. Mekhilef, "A New Voltage Control Strategy to Improve Performance of DSTATCOM in Electric Grid," *CES Transactions on Electrical Machines and Systems*, vol. 4, no. 4, pp. 295–302, 2020, doi: 10.30941/CESTEMS.2020.00036.

BIOGRAPHIES OF AUTHORS






P. Suneetha    received the B.Tech. in Electrical and Electronics Engineering from Srikalahasteeswara Institute of Technology, India in 2001. She received the M.Tech. in Power Electronics and Electrical Drives from Sri Venkateswara college of Engineering and Technology, Chittoor, India 2011. Presently she is working as Assistant Professor, Department of Electrical and Electronics Engineering, Sri Venkateswara College of Engineering, Tirupathi, India. Her research interest includes power electronics, power system, design and modelling of FACTS devices, and soft computing techniques. She can be contacted at email: sreesuni30@gmail.com.



K. Subbaramaiah    received the B.Tech. in Electrical Engineering from Sri Venkateswara University, India in 1996. He received the M.Tech. in Power System Operation and Control from Sri Venkateswara University, Tirupati, India in 2001. He obtained Ph.D. from Sri Venkateswara University, Tirupati, India in 2012. Present working as Professor, Department of Electrical and Electronics Engineering, Lendi Institute of Engineering and Technology, Andhra Pradesh, India. His area of research interest includes power system deregulation, power system economics, design and modelling of FACTS devices, and soft computing techniques. He can be contacted at email: subbaramaphd@gmail.com.



Dr. Nagalamadaka Visali    received her Ph.D. degree from JNTUA College of engineering, Ananthapur, India in 2013. Presently she is working as a Professor and Head of the Electrical and Electronics Engineering department, JNTUA College of Engineering, Anantapuramu, India. She has also published more than 50 research papers in reputed journals and IEEE conferences. Her research interests include electrical distributing systems, FACTS devices and deregulated power systems. She can be contacted at email: nvisali@gmail.com.