

## Trapezoidal PWM scheme for voltage gain inverter

Harikrishna Naraboyana, I. Kumaraswamy

Department of Electrical and Electronics Engineering, Mohanbabu University, Tirupathi, India

### Article Info

#### Article history:

Received Jan 15, 2025

Revised Aug 28, 2025

Accepted Oct 16, 2025

#### Keywords:

Harmonic distortion

High gain

MLI

Trapezoidal wave

Variable frequency

### ABSTRACT

The trapezoidal modulating wave-based high voltage gain 9-level inverter (HVG9LI) addresses significant difficulties related to the growing usage of capacitors, DC sources, and semiconductor switches. The proposed HVG9LI generates a nine-level resultant voltage with few components, exhibiting the capacity to double the output voltage gain. Furthermore, the HVG9LI utilizes a trapezoidal modulating wave and variable frequency carrier (TM-VFC) pulse width modulation method to increase the resulting voltage and enhance the voltage output quality. The performance and practicability of the HVG9LI with TM-VFC are evaluated across several modulation techniques and indices implemented by using MATLAB/SIMULINK and tested experimentally.

*This is an open access article under the [CC BY-SA](https://creativecommons.org/licenses/by-sa/4.0/) license.*



### Corresponding Author:

Harikrishna Naraboyana

Department of Electrical and Electronics Engineering, Mohanbabu University

Tirupathi, India

Email: naraboyanaharikrishna@gmail.com

## 1. INTRODUCTION

Multilevel inverters (MLIs) produce high-quality output voltages with low total harmonic distortion (THD), enhanced efficiency, and scalability to renewable and industrial applications, making them essential in current power electronics. The research community has improved MLI topologies, modulation methods, and hardware improvements for high-performance power conversion devices. This page discusses current MLI design, pulse width modulation (PWM), and application advances from several research. New inverter topologies have enabled greater voltages with fewer switches and simplified circuits. In [1], a low component count generates AC voltages efficiently, streamlining architecture and boosting dependability. Effectively incorporates 1:2:4 binary ratios to reduce circuit complexity and increase power quality [2]. Additional advancements in high-performance output using binary input combinations are shown [3]. Trinary source-based inverters provide modularity, scalability, and component reduction [4], [5]. Optimized inverter designs for high-performance motor applications are also stressed in [6], [7]. MLIs are also suitable for industrial and motor drive systems since trinary DC source asymmetrical inverters can power induction motor drives [8]. MLI performance has improved because to advanced PWM approaches. In boosting inverter setups, harmonic suppression and energy utilization are beneficial [9], [10]. Modularity and waveform enhancement are highlighted by the modular seven-level inverter (M7LI) with level-shifted variable frequency control [11], [12]. The improved structure inverter reduces on-state switches to improve reliability and power losses [13]-[15]. Low THD and better switching loss control make the hybrid PWM scheme appropriate for high-frequency applications [16]. Additionally, reconfiguring inverters using trapezoidal PWM improves solar waveform quality [17]. The analysis of symmetric multilevel inverters using unipolar PWM shows that MLIs may reduce THD and boost solar energy system efficiency [18]. The dual source inverter generates polarity and reduces device count, making it efficient for renewable energy and motor driving applications [19].

In [20]-[22], component reduction methods and multicarrier PWM are shown to be beneficial. Finally, improved carrier-level PWM techniques for power quality enhancement in inverters demonstrate the latest harmonic mitigation and voltage profile improvements in power distribution systems [23]-[25]. These studies demonstrate multilevel inverter technology advances in topology design, modulation, and component optimization. The HVG9LI inverter uses trapezoidal modulating wave-based PWM.

## 2. NINE LEVEL EIGHT SWITCHES MLI CIRCUIT

### 2.1. Explaining circuit topology and operation principles

- i) Reduced active components: The design minimizes the number of active components by incorporating only a single input,  $V_{in}$ , as shown in Figure 1, and employing just eight power transistors. This simplification contributes to a more streamlined system.
- ii) Simplified control logic: The control logic is streamlined through the use of complementary switching pairs ( $S_i, S_i'$ ) ranging from 1 to 4. The use of a NOT gate to derive signals for one switching pair reduces the controller's requirement to four independent control signals. This approach enhances the simplicity of the control logic.
- iii) Natural capacitor balance: The system achieves inherent voltage balance among supercapacitors  $C_1$  and  $C_2$ , aligning with the magnitude of  $V_{in}$ . Additionally, the voltage across floating capacitor  $C_3$  naturally maintains a level of  $0.5 V_{in}$ . This self-regulating voltage balance eliminates the need for sensors or auxiliary control algorithms, contributing to a further simplification of the control process.
- iv) Improved output capabilities: The system exhibits a twofold voltage gain, enabling the attainment of a nine-level output. This showcases enhanced boost and multilevel output capabilities, ultimately elevating the overall performance of the configuration.




Figure 1. Topology of proposed HVG9LI circuit

### 2.2. HVG9LI working mode

The proposed topology's operational states for the positive and negative half cycles are shown. Table 1 lists the four transistors' switching states while taking switching pairs' complementary actions into account. This section deals the three-bridge switched-capacitor inverter (TBSCI) operations, focusing on the positive half cycle and assuming a pure resistive current condition. The voltage across  $C_1/C_2$  stays at  $V_{in}$  whereas the voltage across  $C_3$  stays at  $0.5 V_{in}$  under continuous circumstances. When Level 0.5 is attained,  $S_2'$  is activated, which causes diode  $D_1$  to conduct forward. Consequently, the voltage across capacitor  $C_1$  (SC  $C_1$ ) is parallel to the DC source and constrained to the amplitude of  $V_{in}$ .  $S_1, S_3,$  and  $S_4$  are engaged simultaneously when the floating capacitor  $C_3$  in the load current channel is discharged and placed into forward series, producing an output voltage of  $0.5 V_{in}$ . Level 1 eliminates the need for the floating capacitor  $C_3$  by alternating between turning  $S_3$  on and off.  $V_{in}$  is the voltage output that is produced when the load-current path includes the DC source in this setup by turn on  $S_1', S_2', S_3',$  and  $S_4'$ . Upon reaching Level 1.5,  $D_2$  conducts ahead due to  $S_2$  activation. Consequently, SC  $C_2$ 's amplitude is clamped to  $V_{in}$  and linked in parallel to the DC source. In the meantime, the ON states of  $S_1', S_3',$  and  $S_4'$  result in an output voltage of  $1.5 V_{in}$ . Furthermore, capacitors  $C_1$  and  $C_3$  are discharging because they are positioned in forward series within the load current path. Level 2 is where  $S_3$  is turned on and then turned off. A total output voltage of  $2 V_{in}$  is obtained by connecting  $C_1$  directly in series with the DC supply by turn on  $S_1', S_2', S_3',$  and  $S_4'$ .  $S_2'$  is activated, and  $D_2$  is forward conducting at Level  $-0.5$ . When its amplitude is limited to  $V_{in}$ , switch capacitor  $C_2$  is placed in parallel with the DC source. In this mode, the DC source appears in reverse series while the floating capacitor  $C_3$  is in forward series along the load current path, with  $S_1', S_3',$  and  $S_4'$

switched on. C3 is charging, the output current is inverted, and the overall output voltage is  $-0.5 V_{in}$ . The remaining levels in the negative half cycle are subject to the same rules. The operation maintains symmetry in the negative half cycle since C1 and C2 are connected in series with the DC source throughout a cycle. The suggested TBSCI architecture provides a twofold voltage increase in terms of boost and multilevel output, and it produces a nine-level output. This feature increases the inverter's versatility and functionality while also improving its overall performance. TBSCI circuit architecture has several benefits, such as reduced active components, simplified control logic, integrated capacitor voltage balance, and the ability to produce a multilevel output in addition to boost. When combined, these characteristics raise the stability and efficiency of the suggested inverter design.

Table 1. HVG9LI on and off state condition

Level	2	1.5	1	0.5	0	-0.5	-1	-1.5	-2
S1	1	1	1	1	1	0	0	0	0
S1'	0	0	0	0	0	1	1	1	1
S2	1	1	0	0	0	1	1	0	0
S2'	0	0	1	1	1	0	0	1	1
S3	0	1	0	1	1	1	1	1	1
S3'	1	0	1	0	0	0	0	0	0
S4	0	0	0	0	1	0	1	0	1
S4'	1	1	1	1	0	1	0	1	0

### 3. TM-VFC PWM TECHNIQUE

This approach involves the utilization of a rectified trapezoidal reference and a triangle carrier to initiate an m-level inverter. Figures 2(a) to 2(d) show the process entails employing carriers with matching frequencies and identical magnitude carriers, wherein the modulating waveform undergoes continuous comparison with the reference wave. Through logic circuits, basic driving pulses are derived, leading to the generation of corresponding switching pulses.




Figure 2. Use of the trapezoidal-based PWM technique: (a) PD, (b) APOD, (c) CO multicarrier waveform, and (d) pulse waveform

**4. FINDINGS OF HVG9LI**

Conducting the performance verification of HVG9LI arrangement using the TM-VFCPWM method and simulating it in MATLAB/SIMULINK is a crucial step. The resulting output is a 9-level waveform with voltage levels of 0, ±75, ±150, ±225, and ±300. For the simulation, the input parameters are taken as  $V = 150$  Vdc and an R-load of 100 ohms. As illustrated in Figures 3(a) and 3(b), the HVG9LI produces a 9-level output waveform along with the corresponding voltage harmonic spectrum at a modulation index (MI) of 0.9. The obtained waveform shows a THD of 18.34% and delivers a maximum fundamental voltage of 284.4 V. Dominant harmonic orders are observed at the 5<sup>th</sup>, 19<sup>th</sup>, 21<sup>st</sup>, and 31<sup>st</sup> positions. Moving to Figures 4(a) and 4(b) for MI 0.9 with TM-VFCAPODPWM, the HVG9LI waveform and spectral response display a peak voltage magnitude of 286 V and a THD of 15.81%. The 19<sup>th</sup> and 21<sup>st</sup> harmonic orders remain prominent. Figures 5(a) and 5(b) illustrate HVG9LI outcomes for MI 0.9 with TM-VFCCOPWM, achieving a maximum fundamental voltage of 294.8 V with a THD of 21.26%. Notably, the 5<sup>th</sup>, 19<sup>th</sup>, 21<sup>st</sup>, 31<sup>st</sup>, and 37<sup>th</sup> harmonics dominate. Table 2 shows that a modulation index of 1, when using TM-VFCAPODPWM, provides a better harmonic spectrum than the other modulation indices. From Table 3, it is observed that TM-VFCOPWM yields a better voltage profile. Table 4 reveals that the distortion factor is less in TM-VFCAPODPWM techniques compared to all PWM.




Figure 3. Performance characteristics of TM-VFCPDPWM: (a) resultant voltage - TM-VFCPDPWM and (b) analysis of the voltage FFT (modulation index 0.9)




Figure 4. Performance characteristics of TM-VFCAPODPWM: (a) resultant voltage TM-VFCAPODPWM and (b) analysis of the voltage FFT (modulation index 0.9)




Figure 5. Performance characteristics of TM-VFCOPWM: (a) resultant voltage TM-VFCOPWM and (b) analysis of the voltage FFT (modulation index 0.9)

Table 2. % THD for various modulation indices

ma	PD	APOD	CO
1	13.33	10.55	17.56
0.95	16.74	13.82	19.64
0.9	18.34	15.81	21.26
0.85	17.59	16.94	22.64
0.8	16.21	17.80	23.91

Table 3. VRMS for various modulation indices

ma	PD	APOD	CO
1	224.7	220.1	316.6
0.95	213.3	211.1	305.6
0.9	201.1	202.2	294.8
0.85	186.9	191.8	283.3
0.8	176.4	180.2	270.1

Table 4. Distortion factor for various modulation indices

ma	APOD	PD	CO
1	0.0019745	0.0012005	0.0040894
0.95	0.0023806	0.0012579	0.0045327
0.9	0.0026135	0.0018558	0.0048284
0.85	0.0029036	0.0021869	0.0055815
0.8	0.0028285	0.0019272	0.0063756

This section describes the experimental results obtained with the SPARTAN-3 FPGA platform for the HVG9LI. Since FPGAs generally incorporate built-in PWM controllers, the implementation process becomes straightforward. Therefore, real-time execution of the selected inverter using FPGA has been carried out in this study. The TM-VFCPWM technique for the chosen inverter, employing a trapezoidal reference that demonstrated superior performance in simulations, was developed with the help of Xilinx System Generator software.

The gate-signal generator model, created with system generator, was compiled into a bitstream and loaded onto the FPGA for real-time execution. Using the FPGA implementation of the TM-VFCPWM strategy, the nine-level output voltages of the HVG9LI were realized, and the corresponding metrics—THD, fundamental RMS voltage (VRMS), percentage efficiency, and distortion factor (DF)—were measured and evaluated. Figure 6 illustrates the laboratory setup developed for the HVG9LI. In Figures 7(a) and 7(b), the inverter produces a nine-level waveform and its accompanying voltage harmonic spectrum at a modulation index of 0.9.

The produced voltage waveform exhibits a THD of 20.34%, with a maximum fundamental voltage of 264.2V. Dominant harmonic orders are observed at the 15<sup>th</sup> and 21<sup>st</sup> orders. Moving to Figures 8(a) and 8(b) for MI 0.9 with TM-VFCAPODPWM, the HVG9LI waveform and spectral response display a peak voltage magnitude of 266.2 V and a THD of 17.81%. The 15<sup>th</sup> and 21<sup>st</sup> harmonic orders remain prominent. Figures 9(a) and 9(b) illustrate HVG9LI outcomes for MI 0.9 with TM-VFCCOPWM, achieving a maximum fundamental voltage of 284.8 V with a THD of 23.26%. Notably, the 15<sup>th</sup> and 21<sup>st</sup> harmonics dominate. From Table 2, the complete examination reveals that a modulation index of 1 with TM-VFCAPODPWM yield superior harmonic spectrum in comparison with the other modulation indices. From Table 3, its observed that TM-VFCOPWM yield better voltage profile. Table 4 reveals that distortion factor is less in TM-VFCAPODPWM techniques compare to all PWM. Table 5 shows the distortion factor for various modulation indices implemented in the HVG9LI.




Figure 6. HVG9LI laboratory setup




Figure 7. Performance characteristics of TM-VFCPDPWM: (a) experimental resultant voltage - TM-VFCPDPWM and (b) analysis of the voltage FFT (modulation index 0.9)




Figure 8. Performance characteristics of TM-VFCAPODPWM: (a) experimental resultant voltage - TM-VFCAPODPWM and (b) analysis of the voltage FFT (modulation index 0.9)




Figure 9. Performance characteristics of TM-VFCOPWM: (a) experimental resultant voltage - TM-VFCOPWM (b) analysis of the voltage FFT (modulation index 0.9)

Table 5. Distortion factor for various modulation indices

ma	PD	APOD	CO
1	0.003095	0.001393	0.005209
0.95	0.003501	0.00145	0.005653
0.9	0.003734	0.002048	0.005948
0.85	0.004024	0.002379	0.006701
0.8	0.003949	0.002119	0.007496

### 5. CONCLUSION

This paper introduces a TM-VFCPWM for HVG9LI with minimal components designed to achieve a nine-level output. Additionally, a TM-VFCPWM approach uses PD, APOD, and CO strategies and has been implemented in the HVG9LI to improve the quality of the resulting voltage. The effectiveness of the suggested topology is illustrated through a simulation and laboratory configuration, where essential characteristics such as %THD, root mean square (RMS), and distortion factor are assessed. The utilization of

the TM-VFCAPOD PWM technique with a modulation index (ma) of 1 lead to an improved voltage THD of 10.55% and low distortion factor. TM-VFCOPWM technique with provides the highest DC bus utilization. The simulation and laboratory outcomes confirm the efficacy and feasibility of the suggested HVG9LI.

### FUNDING INFORMATION

Authors state no funding involved or the authors received no financial support for the research, authorship, and/or publication of this article.

### AUTHOR CONTRIBUTIONS STATEMENT

This journal uses the Contributor Roles Taxonomy (CRediT) to recognize individual author contributions, reduce authorship disputes, and facilitate collaboration.

Name of Author	C	M	So	Va	Fo	I	R	D	O	E	Vi	Su	P	Fu
Harikrishna Naraboyana	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓				✓
I. Kumaraswamy	✓	✓				✓		✓	✓	✓	✓	✓		

C : Conceptualization

M : Methodology

So : Software

Va : Validation

Fo : Formal analysis

I : Investigation

R : Resources

D : Data Curation

O : Writing - Original Draft

E : Writing - Review & Editing

Vi : Visualization

Su : Supervision

P : Project administration

Fu : Funding acquisition

### CONFLICT OF INTEREST STATEMENT

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

### DATA AVAILABILITY

Data availability is not applicable to this paper as all data generated or analyzed are fully included in the manuscript.

### REFERENCES

- [1] V. Madhaiyan, R. Murugesan, V. Arun, and S. Prabhu, "Nine switch dual input 9-level inverter (NSD9LI) with inherent ac voltage generation ability," in *2023 1st International Conference on Advances in Electrical, Electronics and Computational Intelligence, ICAEECI 2023*, Tiruchengode, India, 2023, pp. 1–5, doi: 10.1109/ICAEECI58247.2023.10370814.
- [2] V. Arun, A. A. Stonier, S. Prabhu, and G. Peter, "Advanced PWM scheme for 15 level binary source (1: 2: 4) inverter," in *Proceedings of the 9th International Conference on Electrical Energy Systems, ICEES 2023*, Chennai, India, 2023, pp. 408–412, doi: 10.1109/ICEES57979.2023.10110078.
- [3] V. Madhaiyan, R. Murugesan, G. Sivasubramanian, V. Muniyan, V. Arun, and S. Prabhu, "Sixty degree PWM controlled 7-level inverter utilizing binary input," in *2023 1st International Conference on Advances in Electrical, Electronics and Computational Intelligence, ICAEECI 2023*, Tiruchengode, India, 2023, pp. 1–7, doi: 10.1109/ICAEECI58247.2023.10370833.
- [4] V. Arun, S. Prabhu, A. A. Stonier, and B. Shanthi, "Design of novel structure nine level trinary source inverter," in *Proceedings of the 9th International Conference on Electrical Energy Systems, ICEES 2023*, Chennai, India, 2023, pp. 175–178, doi: 10.1109/ICEES57979.2023.10110112.
- [5] Y. Neyshabouri and M. Farhadi-Kangarlu, "Reactive power compensation in distribution grids: an application of trinary cascaded h-bridge multilevel inverter," in *2022 30th International Conference on Electrical Engineering, ICEE 2022*, 2022, pp. 984–988, doi: 10.1109/ICEE55646.2022.9827067.
- [6] S. Prabhu, V. Arun, M. Balaji, V. Kalaimagal, A. Manikandan, and V. Chandrasekar, "Electromagnetic analysis on interior permanent magnet motor for electrified transportation systems," in *Proceedings of the 9th International Conference on Electrical Energy Systems, ICEES 2023*, Chennai, India, 2023, pp. 163–168, doi: 10.1109/ICEES57979.2023.10110040.
- [7] S. Sivasamy, M. M. B. Maria, and P. Sundaramoorthy, "Performance investigation of doubly salient outer rotor switched reluctance motor using finite element analysis," *Circuit World*, vol. 48, no. 4, pp. 412–424, 2022, doi: 10.1108/CW-06-2020-0115.
- [8] V. Arun and N. Prabakaran, "Induction motor drive with trinary DC source asymmetrical inverter," *International Journal of Recent Technology and Engineering*, vol. 8, no. 2, pp. 5484–5490, 2019, doi: 10.35940/ijrte.B2527.078219.
- [9] S. Iderus, G. Peter, V. Arun, D. S. Vanaja, K. E. Vignesh, and A. A. Stonier, "Performance evolution of switched capacitor boost nine level inverter with variable frequency apod technique," in *International Conference on E-Mobility, Power Control and Smart Systems: Futuristic Technologies for Sustainable Solutions, ICEMPS 2024*, Thiruvananthapuram, India, 2024, pp. 1–6, doi: 10.1109/ICEMPS60684.2024.10559329.
- [10] A. Vijayakumar, A. A. Stonier, G. Peter, P. Kumaresan, and E. M. Reyes, "A modified seven-level inverter with inverted sine wave carrier for pwm control," *International Transactions on Electrical Energy Systems*, vol. 2022, 2022, doi: 10.1155/2022/7403079.

- [11] K. Likhitha, M. Hitaishi, K. Arshad, V. Arun, S. Prabhu, and B. Shanathi, "Modular seven level inverter (M7LI) with level shifted variable frequency control," in *Proceedings of the 9th International Conference on Electrical Energy Systems, ICEES 2023*, Chennai, India, 2023, pp. 509–513, doi: 10.1109/ICEES57979.2023.10110094.
- [12] N. V. Kurdkandi *et al.*, "A new seven-level transformer-less grid-tied inverter with leakage current limitation and voltage boosting feature," *IEEE Journal of Emerging and Selected Topics in Industrial Electronics*, vol. 4, no. 1, pp. 228–241, 2022, doi: 10.1109/jestie.2022.3205546.
- [13] V. Arun, S. Prabhu, N. Prabaharan, and B. Shanathi, "Modified structure 9-level inverter (MS9LI) with reduced on-state switches," *IEEE Canadian Journal of Electrical and Computer Engineering*, vol. 46, no. 1, pp. 15–23, 2023, doi: 10.1109/ICJECE.2022.3222215.
- [14] A. Chappa, S. Gupta, L. K. Sahu, S. P. Gautam, and K. K. Gupta, "Symmetrical and asymmetrical reduced device multilevel inverter topology," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 9, no. 1, pp. 885–896, 2021, doi: 10.1109/JESTPE.2019.2955279.
- [15] K. P. Panda, P. R. Bana, and G. Panda, "A reduced device count single DC hybrid switched-capacitor self-balanced inverter," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 68, no. 3, pp. 978–982, 2021, doi: 10.1109/TCSII.2020.3018333.
- [16] V. Arun, N. M. G. Kumar, and N. Prabaharan, "A hybrid reference pulse width modulation technique for binary source multilevel inverter," *International Journal of Power Electronics and Drive Systems*, vol. 13, no. 2, pp. 980–987, 2022, doi: 10.11591/ijpeds.v13.i2.pp980-987.
- [17] N. Prabaharan, V. Arun, P. Sanjeevikumar, L. Mihet-Popa, and F. Blaabjerg, "Reconfiguration of a multilevel inverter with trapezoidal pulse width modulation," *Energies*, vol. 11, no. 8, p. 2148, 2018, doi: 10.3390/en11082148.
- [18] N. Prabaharan, V. Arun, T. Chinnadurai, K. Arulkumar, A. R. A. Jerin, and K. Palanisamy, "Analysis of symmetric multilevel inverter using unipolar pulse width modulation for photovoltaic application," *Comptes Rendus de L'Academie Bulgare des Sciences*, vol. 71, no. 2, pp. 252–260, 2018.
- [19] A. Vijayakumar, A. A. Stonier, G. Peter, and V. Ganji, "Dual source novel nine level inverter (DSN2LI) design with minimum active devices and inherent polarity generation," *IET Power Electronics*, 2023, doi: 10.1049/pel2.12533.
- [20] S. Iderus, A. Vijayakumar, G. Peter, and A. A. Stonier, "Performance of modified structure asymmetrical multilevel inverter with multicarrier pwm control strategies," in *Proceedings of the 5th International Conference on Inventive Research in Computing Applications, ICIRCA 2023*, Coimbatore, India, 2023, pp. 1846–1851, doi: 10.1109/ICIRCA57980.2023.10220770.
- [21] N. Sandeep and U. R. Yaragatti, "A switched-capacitor-based multilevel inverter topology with reduced components," in *IEEE Transactions on Power Electronics*, vol. 33, no. 7, pp. 5538–5542, Jul. 2018, doi: 10.1109/TPEL.2017.2779822.
- [22] A. Iqbal, M. D. Siddique, B. P. Reddy, and P. K. Maroti, "Quadruple boost multilevel inverter (QB-MLI) topology with reduced switch count," *IEEE Transactions on Power Electronics*, vol. 36, no. 7, pp. 7372–7377, 2021, doi: 10.1109/TPEL.2020.3044628.
- [23] A. Vijayakumar, A. A. Stonier, G. Peter, A. K. Loganathan, and V. Ganji, "Power quality enhancement in asymmetrical cascaded multilevel inverter using modified carrier level shifted pulse width modulation approach," *IET Power Electronics*, 2022, doi: 10.1049/pel2.12429.
- [24] R. Sarker, A. Datta, and S. Debnath, "An improved multicarrier PWM (MCPWM) technique with a new harmonic mitigation strategy for cascaded H-bridge multilevel inverter applications," *IEEE Transactions on Industrial Informatics*, vol. 18, no. 3, pp. 1500–1510, 2022, doi: 10.1109/TII.2021.3087458.
- [25] J. Won, S. Srdic, and S. M. Lukic, "Optimized multi-carrier PWM strategy and topology review for multi-cell series-parallel medium-voltage rectifier," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 10, no. 6, pp. 6770–6783, Dec. 2022, doi: 10.1109/JESTPE.2021.3129797.

## BIOGRAPHIES OF AUTHORS



**Harikrishna Naraboyana**    is a lecturer in the Department of Technical Education, Andhra Pradesh, India, where he has been a faculty member since 2013. He received his Bachelor of Technology degree in electrical and electronics engineering from JNTU College of Engineering Jagtial, Telangana, India. He earned his Master of Technology degree in power systems in JNTU, Pulivendula, India. Currently, he is pursuing his Ph.D. in electrical and electronics engineering at Mohan Babu University, Tirupati, India. His research interests lie in power electronics, particularly in multi level inverters for renewable energy sources. As a research scholar and with over 10 years of experience in teaching, he is committed to contributing to the advancement of knowledge in the field of electrical and electronics engineering. He can be contacted at email: naraboyanaharikrishna@gmail.com.



**I. Kumaraswamy**    is an associate professor at the Department of Electrical and Electronic Engineering, Mohan Babu University, Tirupati, Andhra Pradesh, India. He has more than 13 years of experience in teaching and research. He pursued his Bachelor of Technology degree in electrical and electronics engineering, Master of Technology in electric power systems in Sree Vidyanikethan Engineering College, Tirupati, India, and completed his Ph.D. in electrical and electronic engineering from the Jawaharlal Nehru Technological University, Hyderabad, India. His research interests are primarily in the area of electrical power systems, particularly in power electronics, where he is the author/co-author of over 40 research publications in peer reviewed international and national journals/conferences. He can be contacted at email: kumaraswamy.inamanamelluri@mbu.asia.